INTRODUCTION
A MOSFET may also be referred to as a unipolar device due to the nature of its design. Specifically, the majority carriers in the channel region can be of only one type (electrons or holes). The MOSFET with electrons as the majority carriers in the channel is entitled an n-channel MOSFET or NMOS. Similarly, the MOSFET with holes as the majority carriers in the channel is a p-channel MOSFET or PMOS.There are many reasons why the MOSFET has been the most popular device for a vast array of applications. Since the 1970s the MOSFET has been the prevailing device in microprocessors, memory circuits and logic applications of many kinds . The fabrication process for MOSFET has become very mature over the 25 to 30 year lifetime of this device [1] . These mature fabrication processes leads to less errors and discrepancies in circuit construction and gives rise to a higher yield of good devices. This technology is now well-developed and similar processes of MOSFET fabrication are widely used in industry throughout the world [2] .
Structural physical downscaling of Complimentary Metal-Oxide Semiconductor (CMOS) started in the early 1970s (Taur, 1995) , and it has given us many challenges and technology discoveries. The speed of downscaling has been showing exponential growth since then, as end users crave for more new technologies in their daily life. One of the main complications in producing a smaller transistor is to control the threshold voltage (V TH ) [3] . To introduce the CMOS designer to the technology that is responsible for the semiconductor devices that might be designed. The basics of semiconductor manufacturing are first introduced. Following this, a number of enhancements to the basic CMOS technology are described. Next, layout design rules and the nature of CMOS latch are introduced. Finally, CAD issues related to process technology are covered [4] .
V TH is one of the important output parameter. It is one of a main factor in determining whether transistor works or not [5] . The three fabrication factors selected and analyzed are gate oxide thickness, implant doping concentration and channel doping concentration. The short channel effect and hot carrier reliability are controlled by lightly doped drain (LDD) [6] . Besides that, light doped drain (LDD) is designed to smear out the strong electric field between the channel and heavily doped source or drain, in order to reduce hot-carrier generation. Retrograde well is a form of vertical channel engineering that used to improve SCE and to increase surface channel mobility by creating a low surface channel concentration followed by a highly doped subsurface region [5] .
II.

MATERIALS AND METHODS
Threshold Voltage: Threshold voltage is defined as the minimum voltage that required to make the transistor ON. Transistor may be either nmos or pmos. For nmos the value of threshold voltage is positive value and for pmos the value of threshold voltage is negative value. It is a minimum gate voltage in the transistor at which the conduction of current begins. Threshold voltage(V TH ) is the voltage level at which the transistor turns ON and the drain to source (I ds ) current starts conducting. Threshold voltage can be defined as the voltage required to create a strong inversion.
Body Effect:
The body effect describes the changes in the threshold voltage by the change in V SB , thets source-bulk voltage. Since the body influences the threshold voltage (when it is not tied to the source), it can be thought of as a
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Channel Length: It is also called gate length. I am talking about the channel length of a typical MOS transistor. However, there are 3 ways to measure gate length: 1) from the photo mask, 2) actual length between source and drain edges, and 3) the effective gate length which takes into account encroachment and LDD features underneath the gate.
Silvaco TCAD: TCAD refers to Technology Computer-Aided Design. This means that computer simulations are used to develop and optimize semiconductor processing technologies and devices. As TCAD simulations solve fundamental, physical partial differential equations, such as Poisson, Diffusion and Transport equations in a semiconductor device. This deep physical approach gives TCAD simulation predictive accuracy. It is therefore possible to substitute TCAD simulations for costly and time-consuming test wafer runs when developing and characterizing a new semiconductor device or technology.
Process Technology of TCAD:
Produce small layout test structures, and Then fabricate these structures using initial guess values for unknown process parameters. Electrical device testing on complete structures are then perform to determine if the device meet the device fabrication. If not, the cycle is repeated with new sets of estimated process parameters. Usually, this whole cycle will be repeated for many times before the desired results are obtained [4] .
 Basically, Silvaco TCAD Tools consists of 2 Main branches.  They are the ATHENA process simulation and ATLAS device simulation.  All these simulators works in a integrated environment know as the Virtual Wafer Fab Interactive Environment.
III. VAROATION FACTOR
There are three factors that influence the threshold voltage values (6). The purpose of this variation factor that more dominant in determine V th value. The variations values as follow: Variation 1 -phos (1.0x1013 atom cm1) ii.
Variation 2 -phos (3.5x1013 atom cm-1) iii.
Variation 3 -phos (7.0x1013 atom cm1) For all three factors above, variation 2 is taken from the simulation. Variation 1 is the half of the variation 2 value and variation 3 is double of the variation 2 value.
IV. RESULT AND DISCUSION
The results of the fabrication and simulation of 65 nm PMOS can be viewed in the Tony Plot is shown below. 
A. Effect of gate oxide thickness on threshold voltage
The figure 4 shows gate oxide thickness effect on threshold voltage. The first parameter was modified which is gate oxide thickness . The threshold voltage is effected by some parameter like: oxidation time, temperature and pressure. In this simulation the oxidation time and temperature was modified to gate the gate oxide thickness Value in line with ITRS guide line for 65 nm device. Increases the gate oxide thickness, Vth also increases(7). The gate capacitance is a reverse proportion of the gate oxide thickness. When the gate oxide capacitance increases then the gate oxide thickness goes down. It means that the gate less control to the channel. In order to invert the channel, the Vth will be increases (8). Figure 5 shows the effect threshold voltage adjustment implantation to the threshold voltage. The Vth value adjust by using the threshold voltage adjust implantation. It also alters the doping profile near the surface of silicon substrate. In addition, the phosphorous implant acts to define the Vth of this device. If Vth increases then Vth adjust implantation doping also increases. Figure 6 : Threshold voltage at different channel doping
C. Effect channel doping to the threshold voltage
The figure 6 shows the channel doping increases then the threshold voltage increases, the Fermi potential increases and the channel depletion charge also increasing, it takes more effort to deplete the whole channel. Due to that region the Vth increases when the channel doping increases (8).
V.
CONCLUSION
There are three factors that effect threshold voltage which is channel doping, gate oxide thickness and channel implantation. V TH value of 2.55427 is achieved from this simulation. For 65 nm PMOS, the value is in line with international technology roadmap for semiconductor (ITRS) guideline. Due to punch through effect, the Id -Vd curve is not saturate.
